ESPResSo
Extensible Simulation Package for Research on Soft Matter Systems
Loading...
Searching...
No Matches
ReactionKernelIndexed_2_single_precision_CUDA.cu
Go to the documentation of this file.
1//======================================================================================================================
2//
3// This file is part of waLBerla. waLBerla is free software: you can
4// redistribute it and/or modify it under the terms of the GNU General Public
5// License as published by the Free Software Foundation, either version 3 of
6// the License, or (at your option) any later version.
7//
8// waLBerla is distributed in the hope that it will be useful, but WITHOUT
9// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
11// for more details.
12//
13// You should have received a copy of the GNU General Public License along
14// with waLBerla (see COPYING.txt). If not, see <http://www.gnu.org/licenses/>.
15//
16//! \\file ReactionKernelIndexed_2_single_precision_CUDA.cpp
17//! \\author pystencils
18//======================================================================================================================
19
20// kernel generated with pystencils v1.3.7+13.gdfd203a, lbmpy v1.3.7+10.gd3f6236, sympy v1.12.1, lbmpy_walberla/pystencils_walberla from waLBerla commit c69cb11d6a95d32b2280544d3d9abde1fe5fdbb5
21
23#include "core/DataTypes.h"
24#include "core/Macros.h"
25#include "gpu/ErrorChecking.h"
26
27#define FUNC_PREFIX __global__
28
29using namespace std;
30
31namespace walberla {
32namespace pystencils {
33
34#if defined(__NVCC__)
35#define RESTRICT __restrict__
36#if defined(__NVCC_DIAG_PRAGMA_SUPPORT__)
37#pragma nv_diagnostic push
38#pragma nv_diag_suppress 177 // unused variable
39#else
40#pragma push
41#pragma diag_suppress 177 // unused variable
42#endif // defined(__NVCC_DIAG_PRAGMA_SUPPORT__)
43#elif defined(__clang__)
44#if defined(__CUDA__)
45#if defined(__CUDA_ARCH__)
46// clang compiling CUDA code in device mode
47#define RESTRICT __restrict__
48#pragma clang diagnostic push
49#pragma clang diagnostic ignored "-Wunused-variable"
50#else
51// clang compiling CUDA code in host mode
52#define RESTRICT __restrict__
53#pragma clang diagnostic push
54#pragma clang diagnostic ignored "-Wunused-variable"
55#endif // defined(__CUDA_ARCH__)
56#endif // defined(__CUDA__)
57#elif defined(__GNUC__) or defined(__GNUG__)
58#define RESTRICT __restrict__
59#pragma GCC diagnostic push
60#pragma GCC diagnostic ignored "-Wunused-variable"
61#elif defined(_MSC_VER)
62#define RESTRICT __restrict
63#else
64#define RESTRICT
65#endif
66
67// NOLINTBEGIN(readability-non-const-parameter*)
68namespace internal_reactionkernelindexed_2_single_precision_cuda_boundary_ReactionKernelIndexed_2_single_precision_CUDA {
69static FUNC_PREFIX __launch_bounds__(256) void reactionkernelindexed_2_single_precision_cuda_boundary_ReactionKernelIndexed_2_single_precision_CUDA(uint8_t *RESTRICT const _data_indexVector, float *RESTRICT _data_rho_0, float *RESTRICT _data_rho_1, int64_t const _stride_rho_0_0, int64_t const _stride_rho_0_1, int64_t const _stride_rho_0_2, int64_t const _stride_rho_1_0, int64_t const _stride_rho_1_1, int64_t const _stride_rho_1_2, int32_t indexVectorSize, float order_0, float order_1, float rate_coefficient, float stoech_0, float stoech_1) {
70 if (blockDim.x * blockIdx.x + threadIdx.x < indexVectorSize) {
71 uint8_t *RESTRICT _data_indexVector_10 = _data_indexVector;
72 const int32_t x = *((int32_t *)(&_data_indexVector_10[12 * blockDim.x * blockIdx.x + 12 * threadIdx.x]));
73 uint8_t *RESTRICT _data_indexVector_14 = _data_indexVector + 4;
74 const int32_t y = *((int32_t *)(&_data_indexVector_14[12 * blockDim.x * blockIdx.x + 12 * threadIdx.x]));
75 uint8_t *RESTRICT _data_indexVector_18 = _data_indexVector + 8;
76 const int32_t z = *((int32_t *)(&_data_indexVector_18[12 * blockDim.x * blockIdx.x + 12 * threadIdx.x]));
77
78 const int32_t cx[] = {0};
79 const int32_t cy[] = {0};
80 const int32_t cz[] = {0};
81 const int32_t invdir[] = {0};
82
83 float *RESTRICT _data_rho_0_10_20 = _data_rho_0 + _stride_rho_0_1 * y + _stride_rho_0_2 * z;
84 const float local_rho_0 = _data_rho_0_10_20[_stride_rho_0_0 * x];
85 float *RESTRICT _data_rho_1_10_20 = _data_rho_1 + _stride_rho_1_1 * y + _stride_rho_1_2 * z;
86 const float local_rho_1 = _data_rho_1_10_20[_stride_rho_1_0 * x];
87 const float rate_factor = rate_coefficient * powf(local_rho_0, order_0) * powf(local_rho_1, order_1);
88 _data_rho_0_10_20[_stride_rho_0_0 * x] = local_rho_0 + rate_factor * stoech_0;
89 _data_rho_1_10_20[_stride_rho_1_0 * x] = local_rho_1 + rate_factor * stoech_1;
90 }
91}
92} // namespace internal_reactionkernelindexed_2_single_precision_cuda_boundary_ReactionKernelIndexed_2_single_precision_CUDA
93
94// NOLINTEND(readability-non-const-parameter*)
95
96#if defined(__NVCC__)
97#if defined(__NVCC_DIAG_PRAGMA_SUPPORT__)
98#pragma nv_diagnostic pop
99#else
100#pragma pop
101#endif // defined(__NVCC_DIAG_PRAGMA_SUPPORT__)
102#elif defined(__clang__)
103#if defined(__CUDA__)
104#if defined(__CUDA_ARCH__)
105// clang compiling CUDA code in device mode
106#pragma clang diagnostic pop
107#else
108// clang compiling CUDA code in host mode
109#pragma clang diagnostic pop
110#endif // defined(__CUDA_ARCH__)
111#endif // defined(__CUDA__)
112#elif defined(__GNUC__) or defined(__GNUG__)
113#pragma GCC diagnostic pop
114#endif
115
116void ReactionKernelIndexed_2_single_precision_CUDA::run_impl(IBlock *block, IndexVectors::Type type, gpuStream_t stream) {
117 auto *indexVectors = block->uncheckedFastGetData<IndexVectors>(indexVectorID);
118 int32_t indexVectorSize = int32_c(indexVectors->indexVector(type).size());
119 if (indexVectorSize == 0)
120 return;
121
122 auto pointer = indexVectors->pointerGpu(type);
123
124 uint8_t *_data_indexVector = reinterpret_cast<uint8_t *>(pointer);
125
126 auto rho_0 = block->getData<gpu::GPUField<float>>(rho_0ID);
127 auto rho_1 = block->getData<gpu::GPUField<float>>(rho_1ID);
128
129 auto &stoech_1 = stoech_1_;
130 auto &rate_coefficient = rate_coefficient_;
131 auto &order_0 = order_0_;
132 auto &stoech_0 = stoech_0_;
133 auto &order_1 = order_1_;
134 WALBERLA_ASSERT_GREATER_EQUAL(0, -int_c(rho_0->nrOfGhostLayers()))
135 float *RESTRICT _data_rho_0 = rho_0->dataAt(0, 0, 0, 0);
136 WALBERLA_ASSERT_GREATER_EQUAL(0, -int_c(rho_1->nrOfGhostLayers()))
137 float *RESTRICT _data_rho_1 = rho_1->dataAt(0, 0, 0, 0);
138 const int64_t _stride_rho_0_0 = int64_t(rho_0->xStride());
139 const int64_t _stride_rho_0_1 = int64_t(rho_0->yStride());
140 const int64_t _stride_rho_0_2 = int64_t(rho_0->zStride());
141 const int64_t _stride_rho_1_0 = int64_t(rho_1->xStride());
142 const int64_t _stride_rho_1_1 = int64_t(rho_1->yStride());
143 const int64_t _stride_rho_1_2 = int64_t(rho_1->zStride());
144 dim3 _block(uint32_c(((256 < indexVectorSize) ? 256 : indexVectorSize)), uint32_c(1), uint32_c(1));
145 dim3 _grid(uint32_c(((indexVectorSize) % (((256 < indexVectorSize) ? 256 : indexVectorSize)) == 0 ? (int64_t)(indexVectorSize) / (int64_t)(((256 < indexVectorSize) ? 256 : indexVectorSize)) : ((int64_t)(indexVectorSize) / (int64_t)(((256 < indexVectorSize) ? 256 : indexVectorSize))) + 1)), uint32_c(1), uint32_c(1));
146 internal_reactionkernelindexed_2_single_precision_cuda_boundary_ReactionKernelIndexed_2_single_precision_CUDA::reactionkernelindexed_2_single_precision_cuda_boundary_ReactionKernelIndexed_2_single_precision_CUDA<<<_grid, _block, 0, stream>>>(_data_indexVector, _data_rho_0, _data_rho_1, _stride_rho_0_0, _stride_rho_0_1, _stride_rho_0_2, _stride_rho_1_0, _stride_rho_1_1, _stride_rho_1_2, indexVectorSize, order_0, order_1, rate_coefficient, stoech_0, stoech_1);
147}
148
152
156
160
161} // namespace pystencils
162} // namespace walberla
#define FUNC_PREFIX
\file AdvectiveFluxKernel_double_precision.cpp \author pystencils
#define RESTRICT
\file AdvectiveFluxKernel_double_precision.h \author pystencils
cudaStream_t stream[1]
CUDA streams for parallel computing on CPU and GPU.
static double * block(double *p, std::size_t index, std::size_t size)
Definition elc.cpp:176
STL namespace.
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const int64_t const _stride_rho_1_1
static FUNC_PREFIX __launch_bounds__(256) void reactionkernelindexed_2_single_precision_cuda_boundary_ReactionKernelIndexed_2_single_precision_CUDA(uint8_t *RESTRICT const _data_indexVector
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const int64_t const int64_t const _stride_rho_1_2
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const int64_t const int64_t const int32_t float float order_1
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const int64_t const int64_t const int32_t float float float rate_coefficient
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const int64_t const int64_t const int32_t float order_0
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const int64_t const int64_t const int32_t float float float float stoech_0
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const int64_t const int64_t const int32_t indexVectorSize
static FUNC_PREFIX float *RESTRICT float *RESTRICT int64_t const int64_t const int64_t const int64_t const _stride_rho_1_0
\file PackInfoPdfDoublePrecision.cpp \author pystencils